An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Timing Requirements-Aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture

The precision timed architecture presents a real-time embedded processor with instruction-set extensions that provide precise timing control via timing instructions to the programmer. Programmers not only describe their functionality using C, but they can also prescribe timing requirements in the program. We target this architecture and present a static scratchpad memory allocation scheme that ...

متن کامل

Self-Timed Architecture of a Reduced Instruction Set Computer

An advanced Self-Timed Reduced Instruction Set Computer (ST-RISC) architecture is described. It is designed hierarchically, and is formally specified functionally at the various levels by a CSP-like language. The architectural features include decoupled data and branch processors, delayed branches with variable delay, unified data path and control, efficient non-redundant handshaking protocols,...

متن کامل

Streaming scratchpad memory organization for video applications

To address the high data bus bandwidth requirements, the principle of locality of reference is exploited in the vast majority of video processing algorithms. Especially, for application’s kernels based on motion estimation, it is inevitable to fetch the pixel data from a local storage. However, the video application kernel requirements can vary significantly. The technique of data re-organizati...

متن کامل

On-chip Scratchpad Memory Size Prediction and Allocation for Multiprocess Embedded Applications

Because on-chip memory is one of the most expensive computer system resources, embedded system designers prefer to use as little memory as possible. To guarantee realtime performance however, a certain amount of on-chip memory is required since, usually, the execution time of a task decreases as a function of the amount of on-chip memory it is allocated. Due to the need to ensure realtime perfo...

متن کامل

Elimination of Side Channel attacks on a Precision Timed Architecture

Side-channel attacks exploit information-leaky implementations of cryptographic algorithms to find the encryption key. These information leaks are caused by the underlying execution platform which contain hardware elements designed to optimize performance at the expense of predictable execution time. This shows that for security systems, not only does the software need to be secure, but the exe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

سال: 2013

ISSN: 0278-0070,1937-4151

DOI: 10.1109/tcad.2013.2269768